



Helping Customers Innovate, Improve & Grow



**VX-705**

## Description

Vectron's VX-705 Voltage Controlled Crystal Oscillator (VCXO) is a quartz stabilized square wave generator that can be ordered either with a CMOS output or complementary LVPECL outputs. The VX-705 uses fundamental crystals resulting in low jitter performance and a monolithic IC which improves reliability and reduces cost.


### Features

- CMOS or LVPECL output VCXO
- Output Frequencies from 77.76 MHz to 160 MHz
- 3.3 V Operation
- Fundamental Crystal Design with Low Jitter Performance
- Output Disable Feature
- Excellent  $\pm 20$  ppm Temperature Stability,
- 0/70°C, -20/70°C or -40/85°C Operating Temperature
- Small Industry Standard Package, 5.0x7.0x1.8mm
- Product is free of lead and compliant to EC RoHS Directive

### Applications

- SONET/SDH/DWDM
- Ethernet, SyncE, GE
- xDSL, PCMIA
- Digital Video
- Broadband Access
- Base Stations, Picocells

## Block Diagram



**Figure 1. Block Diagram**

# Performance Specifications

**Table 1. Electrical Performance - 3.3V CMOS**

Parameter	Symbol	Min	Typical	Maximum	Units
<b>Supply</b>					
Voltage <sup>1</sup>	$V_{DD}$	3.135	3.3	3.465	V
Current <sup>2</sup>	$I_{DD}$			40	mA
<b>Frequency</b>					
Nominal Frequency <sup>3</sup>	$f_N$	77.76		160.00	MHz
Absolute Pull Range <sup>2,6</sup> , ordering option	APR		$\pm 50, \pm 80$		ppm
Linearity <sup>2</sup>	Lin		5		%
Gain Transfer <sup>2</sup>	$K_V$		+80		ppm/V
Temperature Stability	$f_{STAB}$		$\pm 20$		ppm
<b>Outputs</b>					
Output Logic Levels <sup>2</sup>					V
Output Logic High	$V_{OH}$	$0.9*V_{DD}$		$0.1*V_{DD}$	
Output Logic Low	$V_{OL}$				
Load	$I_{OUT}$			15	pF
Rise Time <sup>2,4</sup>	$t_R$			5	ns
Fall Time <sup>2,4</sup>	$t_F$			5	ns
Symmetry <sup>2</sup>	SYM	45	50	55	%
Jitter, RMS <sup>5,7</sup> (12kHz to 20 MHz)	$\phi J$		80	200	fsec
Phase Noise <sup>8</sup> (122.88 MHz)					dBc/Hz
10Hz			-66		
100Hz			-98		
1kHz			-124		
10kHz			-138		
100kHz			-151		
1MHz			-158		
10MHz			-161		
<b>Control Voltage</b>					
Control Voltage Range for Pull Range	$V_C$	0.3		3.0	V
Control Voltage Input Impedance	$Z_{IN}$		100		kΩ
Control Voltage Modulation BW	BW	10			kHz
Output Enable/Disable <sup>9</sup>					V
Output Enabled	$V_{IH}$	$0.9*V_{DD}$		$0.1*V_{DD}$	
Output Disabled	$V_{IL}$				
Start-Up Time	$T_s$			10	ms
Operating Temp, Ordering Option	$T_{OP}$	0/70, -20/70, -20/85, or -40/85			°C
Package Size		5.0 x 7.0 x 1.8			mm

[1] The power supply should have by-pass capacitors as close to the supply and to ground as possible, for examples 0.1 and 0.01uF

[2] Parameters are tested with production test circuit as shown in Figure 2.

[3] See Standard Frequencies and Ordering Information tables for more specific information

[4] Measured from 20% to 80% of a full output swing as shown in Figure 4.

[5] Not tested in production, guaranteed by design, verified at qualification.

[6] Tested with  $V_C = 0.3V$  to 3.0V unless otherwise stated in part description

[7] Broadband Period Jitter measured using Wavecrest SIA3300C, 90K samples.

[8] Phase Noise is measured with an Agilent E5052A.

[9] The Output is Enabled if the Enable/Disable is left open.

## Performance Specifications

**Table 2. Electrical Performance - 3.3V LVPECL**

Parameter	Symbol	Min	Typical	Maximum	Units
<b>Supply</b>					
Voltage <sup>1</sup>	$V_{DD}$	3.135	3.3	3.465	V
Current <sup>2</sup>	$I_{DD}$			90	mA
<b>Frequency</b>					
Nominal Frequency <sup>3</sup>	$f_N$	77.76		160.00	MHz
Absolute Pull Range <sup>2,6</sup> , ordering option	APR		$\pm 50, \pm 80$		ppm
Linearity <sup>2</sup>	Lin		5		%
Gain Transfer <sup>2</sup>	$K_V$		+80		ppm/V
Temperature Stability	$f_{STAB}$		$\pm 20$		ppm
<b>Outputs</b>					
Output Logic Levels <sup>2</sup>					V
Output Logic High	$V_{OH}$	$V_{DD} - 1.025$	$V_{DD} - 0.950$	$V_{DD} - 0.880$	
Output Logic Low	$V_{OL}$	$V_{DD} - 1.810$	$V_{DD} - 1.700$	$V_{DD} - 1.620$	
Rise Time <sup>2,4</sup>	$t_R$			1	ns
Fall Time <sup>2,4</sup>	$t_F$			1	ns
Symmetry <sup>2</sup>	SYM	45	50	55	%
Jitter, RMS <sup>5,8</sup> (12kHz to 20 MHz)	$\phi J$		0.3	1	ps
Jitter, RMS <sup>5,8</sup> (10kHz to 1MHz)	$\phi J$			0.3	ps
Phase Noise <sup>8</sup>					dBc/Hz
10Hz			-60		
100Hz			-93		
1kHz			-118		
10kHz			-131		
100kHz			-145		
1MHz			-149		
10MHz			-151		
<b>Control Voltage</b>					
Control Voltage Range for Pull Range	$V_C$	0.3		3.0	V
Control Voltage Input Impedance	$Z_{IN}$	10			MΩ
Control Voltage Modulation BW	BW	10			kHz
Output Enable/Disable <sup>9</sup>					V
Output Enabled, Option A	$V_{IH}$	$0.9 * V_{DD}$			
Output Disabled, Option A	$V_{IL}$			$0.1 * V_{DD}$	
Start-Up Time	$T_s$			10	ms
Operating Temp, Ordering Option	$T_{OP}$	0/70, -20/70, -20/85, or -40/85			°C
Package Size		5.0 x 7.0 x 1.8			mm

[1] The power supply should have by-pass capacitors as close to the supply and to ground as possible, for examples 0.1 and 0.01uF

[2] Parameters are tested with production test circuit below as shown in Figure 3.

[3] See Standard Frequencies and Ordering Information tables for more specific information

[4] Measured from 20% to 80% of a full output swing as shown in Figure 4.

[5] Not tested in production, guaranteed by design, verified at qualification.


[6] Tested with  $V_C = 0V$  to 3.3V unless otherwise stated in part description

[7] Broadband Period Jitter measured using Wavecrest SIA3300C, 90K samples.


[8] Phase Noise is measured with an Agilent E5052A.

[9] The Output is Enabled if the Enable/Disable is left open.

## Test Circuits




**Figure 2. CMOS Test Circuit**



**Test Circuit Notes:**  
 1) To Permit 50Ω Measurement of Outputs, all DC Inputs are Biased Down 1.3V.  
 2) All Voltage Sources Contain Bypass Capacitors to Minimize Supply Noise.  
 3) 50Ω Terminations are Within Test Equipment.

**Figure 3. LVPECL Test Circuit**

## Waveform



**Figure 4. Output Waveform**

**Table 3. Absolute Maximum Ratings**

Parameter	Symbol	Ratings	Unit
Power Supply	V <sub>DD</sub>	0 to 6	V
Voltage Control Range	V <sub>C</sub>	0 to V <sub>CC</sub>	V
Storage Temperature	T <sub>S</sub>	-55 to 125	°C
Soldering Temp/Time	T <sub>LS</sub>	260 / 20	°C / sec

Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied at these or any other conditions in excess of conditions represented in the operational sections of this datasheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability. Permanent damage is also possible if OD or Vc is applied before Vcc.

## Phase Noise

## Gain




Figure 5. Typical Phase Noise - 122.88 MHz CMOS




Figure 6. Typical Gain - 122.88 MHz CMOS

## Reliability

VI qualification includes aging at various extreme temperatures, shock and vibration, temperature cycling, and IR reflow simulation. The VX-705 family is capable of meeting the following qualification tests:

**Table 4. Environmental Compliance**

Parameter	Conditions
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solvents	MIL-STD-883, Method 2015
Moisture Sensitivity Level	MSL 1
Contact Pads	Gold over Nickel

## Handling Precautions

Although ESD protection circuitry has been designed into the VX-705 proper precautions should be taken when handling and mounting. VI employs a human body model (HBM) and a charged device model (CDM) for ESD susceptibility testing and design protection evaluation.

**Table 5. ESD Ratings**

Model	Minimum	Conditions
Human Body Model	500V	MIL-STD-883, Method 3015
Charged Device Model	500V	JESD22-C101


**Table 6. Reflow Profile**

Parameter	Symbol	Value
PreHeat Time Ts-min Ts-max	t <sub>s</sub>	60 sec Min, 180 sec Max 150°C 200°C
Ramp Up	R <sub>UP</sub>	3 °C/sec Max
Time Above 217 °C	t <sub>L</sub>	60 sec Min, 150 sec Max
Time To Peak Temperature	T <sub>AMB-P</sub>	480 sec Max

### Solderprofile:


The device is qualified to meet the JEDEC standard for Pb-Free assembly. The temperatures and time intervals listed are based on the Pb-Free small body requirements. The VX-705 device is hermetically sealed so an aqueous wash is not an issue.

Termination Plating:  
Electroless Gold Plate over Nickel Plate



**Figure 7. Recommended Reflow Profile**

## Outline Drawing & Pad Layout



**Figure 8. Outline Drawing and Pad Layout**


**Table 7a. Pin Out - 3.3V CMOS Option**

Pin	Symbol	Function
1	$V_C$	VCXO Control Voltage
2	E/D	Enable Disable ** See Ordering Options**
3	GND	Case and Electrical Ground
4	Output	Output
5	N/C	No Connect
6	$V_{DD}$	Power Supply Voltage

**Table 7b. Pin Out - 3.3V LVPECL Option**

Pin	Symbol	Function
1	$V_C$	VCXO Control Voltage
2	E/D	Enable Disable **See Ordering Options**
3	GND	Case and Electrical Ground
4	Output	Output
5	COutput	Complementary Output
6	$V_{DD}$	Power Supply Voltage

## Tape & Reel (EIA-481-2-A)



**Figure 9. Tape and Reel Drawing**

**Table 8. Tape and Reel Information**


Tape Dimensions (mm)					Reel Dimensions (mm)								
Dimension	W	F	Do	Po	P1	A	B	C	D	N	W1	W2	# Per Reel
Tolerance	Typ	Typ	Typ	Typ	Typ	Typ	Min	Typ	Min	Min	Typ	Max	
VX-705	16	5.5	1.5	4	8	178	1.78	13	20.6	55	12.4	22.4	500

**Table 9. Standard Output Frequencies (MHz)**

89.60000	93.31200	100.00000	122.88000	125.00000	127.79520	148.50000	155.52000
156.25000							

## Ordering Information

### VX-705- E A T - K X A N- 122M880000



*\*Note: not all combination of options are available.  
Other specifications may be available upon request.*

**Example: VX-705-EAT-KXAN-122M880000**

## For Additional Information, Please Contact

**USA:**

Vectorn International  
267 Lowell Road  
Hudson, NH 03051  
Tel: 1.888.328.7661  
Fax: 1.888.329.8328

**Europe:**

Vectorn International  
Landstrasse, D-74924  
Neckarbischofsheim, Germany  
Tel: +49 (0) 7268.8010  
Fax: +49 (0) 7268.801281

**Asia:**

Vectorn International  
1589 Century Avenue, the 19th Floor  
Chamtime International Financial Center  
Shanghai, China  
Tel: 86.21.60812888  
Fax: 86.21.61633598

**Disclaimer**

Vectorn International reserves the right to make changes to the product(s) and or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Revision History		
Date	Approved	Description
12May2011	BW	Ordering information updated.
22Mar2011	BW	Added LVPECL ordering option and associated electrical/mechanical details.
17Jan2011	BW	Updated typical phase noise values and plot.
02Dec2010	BW	Corrected pin out to Test Circuit on page 3.
27Aug2010	BW	Tape width dimension changed to 16mm.
06Jan2010	BW	Added $\pm 20$ ppm temperature stability ordering option to 13th product code field. ENABLE ordering option moved from 13th to 14th product code field. -20/70° operating temperature ordering option added.